Skip to content

Commit 454edf1

Browse files
committed
VerilogDataflowAnalyzer accepts a single file name, as well as file name list.
1 parent a6703a0 commit 454edf1

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

pyverilog/dataflow/dataflow_analyzer.py

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -36,7 +36,8 @@ def __init__(self, filelist, topmodule='TOP', noreorder=False, nobind=False,
3636
self.terms = {}
3737
self.binddict = {}
3838
self.frametable = None
39-
VerilogCodeParser.__init__(self, filelist,
39+
files = filelist if isinstance(filelist, tuple) or isinstance(filelist, list) else [ filelist ]
40+
VerilogCodeParser.__init__(self, files,
4041
preprocess_include=preprocess_include,
4142
preprocess_define=preprocess_define)
4243
self.noreorder = noreorder

0 commit comments

Comments
 (0)