We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 81b78df commit 26de16bCopy full SHA for 26de16b
Makefile
@@ -5,9 +5,8 @@ all:
5
.PHONY: clean
6
clean:
7
make clean -C ./pyverilog
8
- rm -rf *.pyc __pycache__ pyverilog.egg-info build dist
+ rm -rf *.pyc __pycache__ *.out parsetab.py pyverilog.egg-info build dist
9
10
.PHONY: release
11
release:
12
-# pandoc README.md -t rst | awk 'BEGIN{ skip=0 }; { if(match($$0, /\.\. figure.*/)) { skip=3 } else if(skip==0) { print } else if(skip>0) { skip=skip-1 } };' > README.rst
13
pandoc README.md -t rst > README.rst
0 commit comments