We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Experimental, performance focused grassroots implementation of Python 3.
Zig
A compiler for a small systems programming language, backed by LLVM.
Zig 2
My take on a hardware description language that transpiles to verilog.
Dual issue, in-order RV64GCB + supervisor core in Verilog 2005.
Verilog
Experimental control stack for AVBotz Nemo.
C 2
[WIP] A fast SystemVerilog simulator
C++
There was an error while loading. Please reload this page.